【24h】

65nm layout enhancement and timing closure analysis

机译:65nm布局增强和时序收敛分析

获取原文
获取原文并翻译 | 示例

摘要

In this paper, Recommended Design for Manufacture (RDFM) flow is proposed including dummy metal fill, redundant VIAs insertion, layout enhancement, dummy PO/OD insertion to improve chip yield. This flow is targeted at 65nm process. Due to the layout modification imported by RDFM, timing signoff closure is analyzed. Results show that RDFM flow imports about 5% clock period uncertainty to the design.
机译:本文提出了制造推荐设计(RDFM)流程,包括虚拟金属填充,冗余VIA插入,布局增强,虚拟PO / OD插入,以提高芯片良率。该流程针对65nm工艺。由于RDFM导入了布局修改,因此分析了时序签收关闭。结果表明,RDFM流为设计带来了大约5%的时钟周期不确定性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号