首页> 外文会议>2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip >Measuring memory access latency for software objects in a NUMA system-on-chip architecture
【24h】

Measuring memory access latency for software objects in a NUMA system-on-chip architecture

机译:在NUMA片上系统架构中测量软件对象的内存访问延迟

获取原文
获取原文并翻译 | 示例

摘要

We consider streaming applications modeled as a set of tasks communicating via channels. These channels are mapped to on-chip memory of a multi-processor system on chip (MPSoC) with non-uniform memory access. In complex applications like advanced packet processing and video streaming, often only part of the data transits through the channels. Tasks also communicate via shared memory; synchronization mechanisms like locks and barriers might be required. Effects of I/O on the traffic on the interconnect also have to be taken into account, all together increasing traffic to and from memory.
机译:我们考虑将流应用程序建模为一组通过通道进行通信的任务。这些通道被映射到具有非均匀存储器访问的多处理器片上系统(MPSoC)的片上存储器。在高级数据包处理和视频流等复杂应用中,通常只有部分数据通过通道传输。任务也通过共享内存进行通信。可能需要诸如锁和屏障的同步机制。还必须考虑I / O对互连上流量的影响,所有这些因素共同增加了往返内存的流量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号