Implementation of encoders and decoding performance analysis of direct product convolutional codes

机译：直接积卷积码的编码器实现和解码性能分析

获取原文

获取原文并翻译 | 示例

页面导航

摘要
著录项
相似文献
相关主题

摘要

Direct product convolutional codes are the result of a special concatenated scheme based on the well-known method of direct product for combining block codes. The approach taken for its construction is to consider convolutional codes as block codes over the field of rational functions F(D). This relatively new codes has been previously defined and investigated by the author, but in this instance, further properties and aspects about the product convolutional codes are considered. The new aspects studied are: some properties and physical realization of encoders, considerations on convergence of decoding based on EXIT charts and the effect of the blocking factor on BER performance in AWGN channel. In addition, the construction of multidimensional product convolutional codes is considered.

机译：直接积卷积码是一种特殊的级联方案的结果，该方案基于众所周知的用于组合块码的直接积方法进行了级联。用于构造的方法是将卷积码视为有理函数F（D）范围内的分组码。作者已经预先定义和研究了这种相对较新的代码，但是在这种情况下，将考虑有关乘积卷积代码的其他属性和方面。研究的新方面是：编码器的一些特性和物理实现，基于EXIT图的解码收敛性考虑以及阻塞因素对AWGN信道中BER性能的影响。另外，考虑了多维乘积卷积码的构造。

著录项

来源
《2014 IEEE Latin-America Conference on Communications》|2014年|1-6|共6页
会议地点 Cartagena de Indias(CO)
作者
Medina C Carlos /A/.; Maytee Zambrano N.;
展开▼
作者单位

Sch. of Electr. Eng., Univ. Tecnol. de Panama, Betania, Panama;

展开▼
会议组织
原文格式 PDF
正文语种 eng
中图分类
关键词
AWGN channels; block codes; concatenated codes; convolutional codes; decoding; error statistics; product codes; AWGN channel; BER performance; EXIT charts; block codes; blocking factor; decoding performance analysis; direct product convolutional codes; encoders performance analysis; rational functions; special concatenated scheme; Block codes; Convolutional codes; Decoding; Generators; Iterative decoding; EXIT chart; blocking factor; direct product convolutional codes; multidimensional code; physical realization of encod;

机译：AWGN通道;分组代码;级联代码;卷积代码;解码;错误统计;产品代码; AWGN通道; BER性能; EXIT图表;分组代码;阻塞因子;解码性能分析;直接乘积卷积代码;编码器性能分析;合理功能特殊级联方案块码卷积码解码发生器迭代解码EXIT图阻塞因子直接乘积卷积码多维码编码的物理实现;

相似文献

外文文献
中文文献
专利

1. Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder for Various Generator Polynomials [J] . Deepa Kumari, Madan Lal Saini International Journal of Engineering Research and Applications . 2016,第5期

机译：不同生成多项式的卷积编码器和维特比解码器的设计与性能分析
2. VLSI IMPLEMENTATION OF WiMax CONVOLUTIONAL TURBO CODE ENCODER AND DECODER [J] . MAURIZIO MARTINA, MARIO NICOLA, GUIDO MASERA Journal of circuits, systems and computers . 2009,第3期

机译：WiMax卷积涡轮编码器和解码器的VLSI实现
3. Analysis and performance of bidirectional decoding of convolutional codes over fading channels [J] . Belzile J., Gagnon F. IEEE Transactions on Communications . 1998,第10期

机译：衰落信道上卷积码双向解码的分析与性能
4. Implementation of encoders and decoding performance analysis of direct product convolutional codes [C] . Medina C Carlos /A/., Maytee Zambrano N. IEEE Latin-America Conference on Communications . 2014

机译：直接产品卷积码的编码器实现和解码性能分析
5. Parallel-node low-density parity-check convolutional code encoder and decoder architectures. [D] . Brandon, Tyler. 2010

机译：并行节点低密度奇偶校验卷积码编码器和解码器体系结构。
6. GPS Trajectory Completion Using End-to-End Bidirectional Convolutional Recurrent Encoder-Decoder Architecture with Attention Mechanism [O] . Asif Nawaz, Zhiqiu Huang, Senzhang Wang, 2020

机译：GPS轨迹完成使用端到端双向卷积经常性编码器 - 解码器架构具有注意机制
7. VLSI Implementation of WiMax Convolutional Turbo Code Encoder and Decoder [O] . Martina, Maurizio, Nicola, M., Masera, Guido 2009

机译：WiMax卷积Turbo码编码器和解码器的VLSI实现

Implementation of encoders and decoding performance analysis of direct product convolutional codes

摘要

著录项

相似文献

相关主题

期刊订阅