The REPLICA on-chip network

机译：REPLICA片上网络

获取原文

获取原文并翻译 | 示例

页面导航

摘要
著录项
相似文献
相关主题

摘要

General purpose chip multiprocessors (CMP) are challenging to on-chip intercommunication network designers since one would need low latency, high bandwidth independently of the communication patterns, support for cost-efficient synchronization, and low energy consumption to support arbitrary applications. Currently popular ring-based networks provide straight-forward design, far superior performance than bus-based alternatives and extensibility over crossbars. As the number of processors cores increases, however, the effective bandwidth between most parts of a ring remains constant implying higher capacity solutions are needed to support scaled-up CMPs. In this paper we describe the on-chip network of our REPLICA CMP. It is based on an acyclic bandwidth-scaled multi-mesh topology and uses routing with elastic synchronization mechanism. To avoid congestion and hot spots in shared memory access traffic can be randomized with a programmable hashing function. The performance of the network is evaluated preliminarily on our experimental 4-core and 16-core REPLICA FPGA implementations and REPLICA simulator.

机译：通用芯片多处理器（CMP）对片上互通网络设计人员提出了挑战，因为一个人需要低延迟，独立于通信模式的高带宽，支持具有成本效益的同步以及低能耗来支持任意应用。当前流行的基于环的网络提供了直接的设计，其性能远远优于基于总线的替代产品，并且具有可扩展性。但是，随着处理器内核数量的增加，环的大部分之间的有效带宽保持恒定，这意味着需要更高容量的解决方案来支持按比例放大的CMP。在本文中，我们描述了REPLICA CMP的片上网络。它基于非循环带宽缩放的多网状拓扑，并使用具有弹性同步机制的路由。为避免共享内存中的拥塞和热点，可以使用可编程哈希函数将访问流量随机化。预先在我们的实验性4核和16核REPLICA FPGA实现和REPLICA仿真器上评估了网络的性能。

著录项

来源
《2016 IEEE Nordic Circuits and Systems Conference》|2016年|1-6|共6页
会议地点 Copenhagen(DK)
作者
Martti Forsell; Jussi Roivainen; Ville Leppänen;
展开▼
作者单位

Computing Platforms, VTT;

Computing Platforms, VTT;

Information Technology, University of Turku;

展开▼
会议组织
原文格式 PDF
正文语种 eng
中图分类
关键词
Synchronization; System-on-chip; Routing; Instruction sets; Bandwidth; Topology;

机译：同步;片上系统;路由;指令集;带宽;拓扑;

相似文献

外文文献
中文文献
专利

1. On-chip constructive cell-network study (II): on-chip quasi- in vivo cardiac toxicity assay for ventricular tachycardia/fibrillation measurement using ring-shaped closed circuit microelectrode with lined-up cardiomyocyte cell network [J] . Fumimasa Nomura, Tomoyuki Kaneko, Akihiro Hattori, Journal of Nanobiotechnology . 2011,第1期

机译：片上建设性细胞网络研究（II）：使用环形闭路微电极和排成队的心肌细胞网络的片上准体内心脏毒性试验，用于室性心动过速/颤动测量
2. Comparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network [J] . XinWang, JariNurmi VLSI Design . 2007,第4期

机译：环形片上网络和码分多址片上网络的比较
3. On-Chip Cellomics: Constructive Understanding of Multicellular Network Using On-Chip Cellomics Technology [J] . Kenji Yasuda Japanese journal of applied physics . 2012,第8ISSUE4期

机译：芯片上细胞组学：使用芯片上细胞组学技术对多细胞网络的建设性理解
4. The REPLICA on-chip network [C] . Martti Forsell, Jussi Roivainen, Ville Lepp?nen IEEE Nordic Circuits and Systems Conference . 2016

机译：芯片片上网
5. Making the On-Chip World Smaller with Low-Latency On-Chip Networks [D] . Asgarieh, Yashar. 2017

机译：低延迟的片上网络使片上世界变得更小
6. On-chip constructive cell-network study (II): on-chip quasi-in vivo cardiac toxicity assay for ventricular tachycardia/fibrillation measurement using ring-shaped closed circuit microelectrode with lined-up cardiomyocyte cell network [O] . Fumimasa Nomura, Tomoyuki Kaneko, Akihiro Hattori, 2011

机译：片上建设性细胞网络研究（II）：使用环形闭路微电极和排成队的心肌细胞网络的片上准体内心脏毒性试验用于室性心动过速/颤动测量
7. On-chip constructive cell-network study (II): on-chip quasi-in vivo cardiac toxicity assay for ventricular tachycardia/fibrillation measurement using ring-shaped closed circuit microelectrode with lined-up cardiomyocyte cell network [O] . Fumimasa Nomura, Tomoyuki Kaneko, Akihiro Hattori, 2011

机译：片上建设性细胞网络研究（II）：使用环形闭路微电极和排成队的心肌细胞网络的片上准体内心脏毒性试验，用于室性心动过速/颤动测量

The REPLICA on-chip network

摘要

著录项

相似文献

相关主题

期刊订阅