首页> 外文会议>2018 International Conference on Intelligent Systems and Computer Vision >Comparative study between HDLs simulation and Matlab for image processing
【24h】

Comparative study between HDLs simulation and Matlab for image processing

机译:HDL仿真与Matlab图像处理的比较研究

获取原文
获取原文并翻译 | 示例

摘要

Digital Image Processing (DIP) plays a vital role in the analysis and interpretation of remotely sensed data. It forms core research area within engineering and computer science disciplines too. This paper describes a proposal design for image processing in Verilog and that can be applied for any format of images like jpg, gif, bmp etc. The main advantage of using Verilog to simulate DIP of any logical inputs is related with the possibility of an immediate FPGA based hardware implementation. Our algorithm is designed in Verilog and simulated using the Matlab and Modelsim. In fact, the input image is converted to text/pixel using Matlab and results are stored in a new text file. Using Verilog with test bench program, the inputs, outputs and memory locations are assigned in the form of text file. Then, the output texts file back to image after a conversion step using Matlab. A comparative study between HDLs Simulation and Matlab are conducted. Obtained results show well the efficiency of the proposed design. As an extension of this work, we aim to implement an efficient FPGA based hardware design for a set of image processing, enhancement, and filtering algorithms.
机译:数字图像处理(DIP)在遥感数据的分析和解释中起着至关重要的作用。它也构成了工程和计算机科学学科的核心研究领域。本文介绍了一种在Verilog中用于图像处理的建议设计,该建议设计可应用于任何格式的图像,例如jpg,gif,bmp等。使用Verilog模拟任何逻辑输入的DIP的主要优点与立即生成的可能性有关。基于FPGA的硬件实现。我们的算法是在Verilog中设计的,并使用Matlab和Modelsim进行了仿真。实际上,使用Matlab将输入图像转换为文本/像素,并将结果存储在新的文本文件中。使用带有测试平台程序的Verilog,输入,输出和存储位置以文本文件的形式分配。然后,在使用Matlab进行转换之后,输出的文本文件将返回到图像。进行了HDL模拟与Matlab的比较研究。获得的结果很好地表明了所提出设计的效率。作为这项工作的扩展,我们旨在为一组图像处理,增强和过滤算法实现基于FPGA的高效硬件设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号