首页> 外文会议>4th European Dependable Computing Conference, Oct 23-25, 2002, Toulouse, France >A Methodology for Dependability Evaluation of the Time-Triggered Architecture Using Software Implemented Fault Injection
【24h】

A Methodology for Dependability Evaluation of the Time-Triggered Architecture Using Software Implemented Fault Injection

机译:使用软件实现的故障注入对时间触发的体系结构进行可靠性评估的方法

获取原文
获取原文并翻译 | 示例

摘要

Fault injection has become a valuable methodology for dependability evaluation of computer systems. Software implemented fault injection is used because of the relative simplicity of injecting faults. In this paper we present a methodology for assessment of the error detection mechanisms of the Time-Triggered Architecture (TTA) bus structure by emulating hardware faults using software implemented fault injection. The TTA is an architecture for distributed embedded safety-critical realtime applications which have high dependability requirements. At the core of the architecture is the time-triggered communication protocol TTP/C running on a dedicated communication controller. In the TTA fail-silence is a main concern, thus high error detection coverage with small error detection latency is required. Temporal intrusiveness of the software fault injector is measured and analyzed. A fault injection tool set for use in experimental assessment of newer chip implementations of the TTPC communication controller, is developed.
机译:故障注入已成为计算机系统可靠性评估的一种有价值的方法。使用软件实现的故障注入是因为注入故障相对简单。在本文中,我们介绍了一种通过使用软件实现的故障注入来仿真硬件故障,来评估时间触发架构(TTA)总线结构的错误检测机制的方法。 TTA是用于具有高可靠性要求的分布式嵌入式安全关键型实时应用程序的体系结构。该体系结构的核心是在专用通信控制器上运行的时间触发的通信协议TTP / C。在TTA中,故障静默是一个主要问题,因此需要高的错误检测覆盖率和较小的错误检测等待时间。测量并分析了软件故障注入器的时间侵入性。开发了一种故障注入工具集,用于对TTPC通信控制器的较新芯片实现进行实验评估。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号