首页> 外文会议>Advances in Adaptive Optics II pt.3 >FPGA developments for the SPARTA project: Part 2
【24h】

FPGA developments for the SPARTA project: Part 2

机译:SPARTA项目的FPGA开发:第2部分

获取原文
获取原文并翻译 | 示例

摘要

The European Southern Observatory (ESO) and Durham University's Centre for Advanced Instrumentation (CfAI) continue to progress the design of a next generation Adaptive Optics (AO) Real-Time Control System (RTCS). This common flexible platform, labelled SPARTA 'Standard Platform for Adaptive optics Real-Time Applications' will control the AO systems for a set of 2nd generation VLT instrumentation, and will scale to implement the initial AO systems for the European Extremely Large Telescope (E-ELT). Durham has used Field Programmable Gate Arrays (FPGA) to design a front-end Wavefront Sensor (WFS) Processing Unit (WPU) for SPARTA. FPGA devices have been used to alleviate the highly parallel computationally intensive WPS processing task from system processors to increase the obtainable control loop frequency and reduce the computational latency in the control system. The FPGA device reduces WFS frames to gradient vectors before passing the data to the system processors. The FPGA allows the processors to deal with other tasks such as wavefront reconstruction, telemetry and real-time data recording, allowing for more complex adaptive control algorithms to be executed. Durham has design, coded, implemented and tested a FPGA core incorporating the VITA 17.1 standard serial Front Panel Data Port (sFPDP) protocol to allow a data transfer rate of 2.5Gbps~(-1) from the WFS Controller to the SPARTA platform. This paper overviews the SPARTA WPU requirements and design, the sFPDP FPGA Core and a description of the platform's implementation phase.
机译:欧洲南部天文台(ESO)和达勒姆大学高级仪器中心(CfAI)继续推进下一代自适应光学(AO)实时控制系统(RTCS)的设计。这个标有SPARTA“自适应光学实时应用标准平台”的通用灵活平台将控制一套第二代VLT仪器的AO系统,并将扩展以实施用于欧洲超大型望远镜(E- ELT)。达勒姆(Durham)使用现场可编程门阵列(FPGA)来设计SPARTA的前端波前传感器(WFS)处理单元(WPU)。 FPGA器件已被用来减轻系统处理器的高度并行的计算密集型WPS处理任务,以增加可获得的控制环路频率并减少控制系统中的计算等待时间。在将数据传递到系统处理器之前,FPGA器件将WFS帧缩减为梯度向量。 FPGA使处理器能够处理其他任务,例如波前重建,遥测和实时数据记录,从而允许执行更复杂的自适应控制算法。 Durham设计,编码,实施和测试了包含VITA 17.1标准串行前面板数据端口(sFPDP)协议的FPGA内核,以允许从WFS控制器到SPARTA平台的数据传输速率为2.5Gbps〜(-1)。本文概述了SPARTA WPU的要求和设计,sFPDP FPGA内核以及对平台实施阶段的描述。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号