This paper decribes a design and verification methodology for an on-chip decoupling capacitor strategy. The frequency domain analysis of the power distribution network is used to determine the capacitance needed to control the core power supply nose for high-frequency designs. The capacitor design, placement and modeling approach is discussed. The model simulation is justified by actual hardware measurements using a state-of-the-art PowePCTM microprocessor design.
展开▼
