【24h】

The Design for Testability of A Virtual Logic Analyzer

机译:虚拟逻辑分析仪的可测试性设计

获取原文
获取原文并翻译 | 示例

摘要

Based on the architecture of a virtual logic analyzer with 400MHz/102 Channels, the theory and the method of a kind of design for testability of the virtual logic analyzer is discussed in this paper. The C~(++) program flow charts of the self-test of the virtual logic analyzer through the design for testability are given, which achieve the self-test of its FIFO, its data channels and its system level functions such as trigger word(s) identification, trigger and trace modes and so on.
机译:基于400MHz / 102通道虚拟逻辑分析仪的体系结构,讨论了一种虚拟逻辑分析仪可测试性设计的理论和方法。通过可测试性设计,给出了虚拟逻辑分析仪自测试的C〜(++)程序流程图,实现了其FIFO,数据通道和系统级功能(如触发字)的自测试。 (s)识别,触发和跟踪模式等。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号