On the Reconfiguration Algorithm for Fault-Tolerant VLSI Arrays

机译：容错VLSI阵列的重新配置算法

获取原文

获取原文并翻译 | 示例

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper, an improved algorithm is presented for the NP-complete problem of reconfiguring a two-dimensional degradable VLSI array under the row and column routing constraints. The proposed algorithm adopts the partial computing for the logical row exclusion so that the most efficient algorithm, cited in literature, is speeded up without loss of performance. In addition, a flaw in the earlier approach is also addressed. Experimental results show that our algorithm is approximately 50% faster than the above stated algorithm.

机译：本文针对行和列路由约束条件下重构二维可降解VLSI阵列的NP-完全问题，提出了一种改进的算法。所提出的算法对逻辑行排除采用部分计算，以便在不损失性能的情况下加快文献中引用的最有效算法。另外，还解决了早期方法中的缺陷。实验结果表明，我们的算法比上述算法快约50％。

著录项

来源
《International Conference on Computational Science - ICCS 2003 Pt.3 Jun 2-4, 2003 Melbourne, Australia and St. Petersburg, Russia》|2003年|p.360-366|共7页
会议地点 Melbourne(AU) St. Petersburg(RU);Melbourne(AU) St. Petersburg(RU)
作者
Jigang Wu; Srikanthan Thambipillai;
展开▼
作者单位

Centre for High Performance Embedded Systems Nanyang Technological University, Singapore, 639798;

展开▼
会议组织
原文格式 PDF
正文语种 eng
中图分类自动化技术、计算机技术;
关键词
degradable VLSI array; reconfiguration; fault-tolerance; greedy algorithm; NP-completeness;

机译：可降解VLSI阵列；重构；容错；贪心算法； NP完整性;

相似文献

外文文献
中文文献
专利

1. A comprehensive reconfiguration scheme for fault-tolerant VLSI/WSI array processors [J] . Yung-Yuan Chen, Upadhyaya S.J. IEEE Transactions on Computers . 1997,第12期

机译：容错VLSI / WSI阵列处理器的全面重新配置方案
2. Optimal reconfiguration algorithms for real-time fault-tolerant processor arrays [J] . Libeskind-Hadas R., Shrivastava N. IEEE Transactions on Parallel and Distributed Systems . 1995,第5期

机译：实时容错处理器阵列的最佳重新配置算法
3. Efficient reconfiguration algorithms for degradable VLSI/WSI arrays [J] . Kuo S.-Y., Chen I.-Y. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems . 1992,第10期

机译：可降解VLSI / WSI阵列的高效重配置算法
4. On the Reconfiguration Algorithm for Fault-Tolerant VLSI Arrays [C] . Jigang Wu, Srikanthan Thambipillai International conference on computational science . 2003

机译：关于容错VLSI阵列的重新配置算法
5. Building dependable service-oriented application via dynamic reconfiguration and fault-tolerant reconfiguration collaboration protocol. [D] . Song, Weiwei. 2008

机译：通过动态重新配置和容错重新配置协作协议来构建可靠的面向服务的应用程序。
6. Fault-Tolerant Algorithms for Connectivity Restoration in Wireless Sensor Networks [O] . Yali Zeng, Li Xu, Zhide Chen 2016

机译：无线传感器网络中连接恢复的容错算法
7. Optimal reconfiguration algorithms for real-time fault-tolerant processor arrays [O] . Ran Libeskind-hadas, Nimish Shrivastava, Rami G. Melhem, 1995

机译：实时容错处理器阵列的最佳重新配置算法
8. Specification and Design Methodologies for High-Speed Fault-Tolerant Array Algorithms and Structures for VLSI [R] . Ercegovac, M. D., Avizienis, A., Lang, T. 1987

机译：用于VLsI的高速容错阵列算法和结构的规范和设计方法

On the Reconfiguration Algorithm for Fault-Tolerant VLSI Arrays

摘要

著录项

相似文献

相关主题

期刊订阅