【24h】

Generalizing Redundancy Elimination in Checking Sequences

机译:在检查序列中普遍消除冗余

获取原文
获取原文并翻译 | 示例

摘要

Based on a distinguishing sequence for a Finite State Machine (FSM), an efficient checking sequence may be produced from the elements of a set E_α′ of α′-sequences and a set E_T of T-sequences, that both recognize the states, and elements of E_C which represents the transitions in the FSM. An optimization algorithm may then be used to produce a reduced length checking sequence by connecting the elements of E_α′, E_T, and E_C using transitions taken from an acyclic set E″ It is known that only a subset E′_C of E_C is sufficient to form a checking sequence. This paper improves this result by reducing the number of elements in E′_C that must be included in the generated checking sequence.
机译:基于有限状态机(FSM)的区分序列,可以从均识别状态的α'序列的集合E_α'和T序列的集合E_T的元素中生成有效的检查序列。 E_C的元素,表示FSM中的过渡。然后,可以使用优化算法,通过使用从非循环集E中获取的转换来连接E_α',E_T和E_C的元素,来生成长度减小的校验序列。众所周知,只有E_C的子集E'_C足以形成检查序列。本文通过减少E'_C中必须包含在生成的检查序列中的元素数量来改善此结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号