首页> 外文会议>International VLSI multilevel interconnection conference;VMIC >The Influence of Inter-Metal Dielectric and HDP Passivation Layer on Device Performance
【24h】

The Influence of Inter-Metal Dielectric and HDP Passivation Layer on Device Performance

机译:金属间介电层和HDP钝化层对器件性能的影响

获取原文

摘要

The properties of IMD layer show great impact on trap-up rate in FLASH device. In the current study, SA CVD oxide formed with a relatively high ratio of O3/TEOS ratio show high oxide densities and low etching rate; the oxide structure consist of low water content, leading to low electron trap rate. Furthermore, HDP oxide deposited with a relatively high bias power induces dense film structure in passivation layer, leading to further reduction in electron trap rate.
机译:IMD层的特性对FLASH器件的俘获率有很大的影响。在目前的研究中,以较高的O3 / TEOS比形成的SA CVD氧化物具有高的氧化物密度和低的刻蚀速率。氧化物结构由低水含量组成,导致电子陷阱率低。此外,以相对较高的偏置功率沉积的HDP氧化物在钝化层中引起致密的膜结构,从而导致电子俘获速率的进一步降低。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号