首页> 外文会议>Annual conference on Design automation;Conference on Design automation >Industrial experience with test generation languages for processor verification
【24h】

Industrial experience with test generation languages for processor verification

机译:具有用于处理器验证的测试生成语言的行业经验

获取原文

摘要

We report on our experience with a new test generation language for processor verification. The verification of two superscalar multiprocessors is described and we show the ease of expressing complex verification tasks. The cost and benefit are demonstrated: training takes up to six months; the simulation time required for a desired level of coverage has decreased by a factor of twenty; the number of escape bugs has been reduced.
机译:我们将报告我们使用新一代测试语言进行处理器验证的经验。描述了两个超标量多处理器的验证,并且我们展示了表达复杂验证任务的简便性。成本和收益得到了证明:培训需要长达六个月的时间;所需覆盖水平所需的仿真时间减少了二十倍;转义漏洞的数量已减少。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号