首页> 外文会议>nternational Conference on Reliability, Infocom Technologies and Optimization >A programmable low dropout regulator for delay correction network in DPWM
【24h】

A programmable low dropout regulator for delay correction network in DPWM

机译:DPWM中的可编程低压丢失调节器,用于延迟校正网络

获取原文

摘要

This paper presents a programmable low dropout regulator (LDO) with high PSRR. A programmable reference voltage required for LDO regulator has been implemented using a 5-bit digital to analog converter made of capacitive voltage divider network. The LDO regulator's PSRR performance is enhanced using a feed forward circuit. The output voltage of proposed LDO regulator has 32 discrete voltage levels in the range 1–1.2 V for load current in the range 100 μA to 5 mA. The PSRR of the proposed circuit is 89dB. The LDO regulator was designed in UMC 180nm technology. The proposed LDO regulator works with a supply voltage of 1.6 V and has a quiescent current of 23 μA. It can be used for delay matching in DPWM by changing supply voltage of delay elements.
机译:本文介绍了具有高PSRR的可编程低压丢弃调节器(LDO)。 LDO调节器所需的可编程参考电压已经使用5位数字到电容分压器网络制成的5位数字到模拟转换器来实现。使用馈电前电路增强了LDO调节器的PSRR性能。所提出的LDO稳压器的输出电压在1-1.2V范围内具有32个离散电压电平,对于100μA至5mA的负载电流。所提出的电路的PSRR为89dB。 LDO调节器是在UMC 180NM技术的设计中。所提出的LDO调节器的供应电压为1.6 V,静态电流为23μA。它可以通过改变延迟元件的电源电压来用于DPWM中的延迟匹配。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号