adders; floating point arithmetic; image processing; integrated circuit design; mobile computing; HDR-VDP; area consumption; current nanoscale integrated circuit design; delay consumption; exponent subtractor; floating-point arithmetic circuits; high dynamic range image processing; inexact circuit design; inexact computing; inexact floating-point adder; logic operations; low carbon economy; mantissa adder; mobile computing; normalization modules; power consumption; power-delay product; rounding modules; Adders; Dynamic range; Floating-point arithmetic; Hardware; Logic gates; Power demand; Floating-point adders; High-dynamic range image; Inexact computing; Low power;
机译:不精确浮点加法器的设计与分析
机译:用于存储器中图像处理的非易失性,基于自旋和低功耗的不精确全加法器电路
机译:基于低泄漏TG-CNTFET的不完全全加法器,适用于低功率图像处理应用
机译:用于动态图像处理的不精确浮点加法器
机译:每像素浮点A / D转换可实现高动态范围,高帧率的红外焦平面成像。
机译:没有聚类图的主导的垂直方向处理:鸽子视觉沃尔斯用电压敏感染料成像的早期视觉大脑动力学。
机译:低频,低功耗动态可重新配置的64位媒体信号处理加法器