首页> 外文会议>International ITG Workshop on Smart Antennas >Achievable Rates of Hybrid Architectures with Few-Bit ADC Receivers
【24h】

Achievable Rates of Hybrid Architectures with Few-Bit ADC Receivers

机译:具有少量ADC接收器的混合架构可达到的速率

获取原文

摘要

Massive multiple-input multiple-output (MIMO) will likely be a key component of future wireless systems. This is thanks to its large multiplexing and beamforming gains which are essential for both mmWave and low frequency systems. Hybrid analog/digital architecture and receivers with low-resolution analog-to-digital converters (ADCs) are two solutions that were proposed to reduce the cost and power consumption. The work done so far on these two architectures, though, represent two extreme cases in which either small number of RF chains with full-resolution ADCs or low-resolution ADC with a number of RF chains equal to the number of antennas is assumed. In this paper, the generalized hybrid architecture with a small number of RF chains and arbitrary resolution ADCs is considered. For this architecture, the spectral efficiency is analyzed and the achievable rates with channel inversion and SVD based transmission methods are derived. The achievable rate is comparable to that achieved by full-precision ADC receiver at low and medium SNR.
机译:大规模多输入多输出(MIMO)可能会成为未来无线系统的关键组件。这要归功于其大的复用和波束成形增益,这对于mmWave和低频系统都是必不可少的。提出了降低成本和功耗的两种解决方案,即混合模拟/数字架构和具有低分辨率模数转换器(ADC)的接收器。但是,到目前为止,在这两种体系结构上所做的工作代表了两种极端情况,其中假定具有全分辨率ADC的RF链数量少,或具有与天线数量相等的RF链数的低分辨率ADC。本文考虑了具有少量RF链和任意分辨率ADC的通用混合架构。对于这种架构,分析了频谱效率,并得出了基于信道反转和基于SVD的传输方法可达到的速率。可以达到的速率与中低SNR的全精度ADC接收器所能达到的速率相当。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号