• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>IEEE International System-on-Chip Conference >Building an Acceleration Overlay for Novice Students
【24h】

Building an Acceleration Overlay for Novice Students

机译：为新手学生构建加速叠加

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Over the past decade, many students and developers have adopted high-level synthesis in order to help with their design goals and project development. Computer languages such as Python has been widely utilized as description language for development due to emphasis on code readability and reduction of coding time. Since high-level languages can allow users to worry less about memory and data management and more about implementations, users can emphasize on learning and accomplishing a subject in a timely manner without the need to develop for an extensively long period of time. The need to develop tools necessary for close the gap between the software and hardware design will enable more people to contribute to the utilization of a Field Programmable Gate Array (FPGA) educational project. This paper presents the benefits of using Python on FPGAs via the Jupyter Notebooks and process of designing a Python overlay on the Xilinx PYNQ-Zl board, consisting of a Zynq All Programmable System on Chips (APSoCs) and an ARM-Cortex A9 processor.
机译：在过去十年中，许多学生和开发人员采用了高级别的合成，以帮助他们的设计目标和项目开发。诸如Python等计算机语言由于强调代码可读性和编码时间的减少而被广泛地用作开发语言。由于高级别语言可以允许用户担心内存和数据管理以及更多关于实现的信息，因此用户可以在没有必要发展和长时间的广泛发展的情况下重新学习和完成主题。需要开发所需工具，以关闭软件和硬件设计之间的差距，将使更多人能够为实地可编程门阵列（FPGA）教育项目的利用提供贡献。本文通过Jupyter笔记本电脑使用Python在FPGA上使用Python以及在Xilinx Pynq-ZL板上设计Python叠加的过程，包括Zynq所有可编程系统（APSOC）和ARM-Cortex A9处理器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号