首页> 外文会议>International Conference on Perspective Technologies and Methods in MEMS Design >Synthesis of a microelectronic structure of a specialized processor for sorting an array of binary numbers
【24h】

Synthesis of a microelectronic structure of a specialized processor for sorting an array of binary numbers

机译:用于排序二进制数数组的专用处理器的微电子结构的综合

获取原文

摘要

Methods for graphical representation of algorithms of sorting arrays of binary numbers were analyzed. Improved schematic solution for structure development and components of specialized processor for sorting an array of binary numbers by “bubbles” method was represented. As a result, high-performance structures of specialized processors for sorting an array of binary numbers on FPGA were synthesized. System characteristics of hardware and time complexity of this class of processors targeted at microelectronic implementation in structure of embedded systems were calculated.
机译:分析了二进制数排序数组算法的图形表示方法。提出了一种改进的用于结构开发和专用处理器组件的示意性解决方案,该解决方案用于通过“气泡”方法对二进制数数组进行排序。结果,合成了用于在FPGA上对二进制数进行排序的专用处理器的高性能结构。计算了针对嵌入式系统结构中的微电子实现的此类处理器的系统硬件特性和时间复杂度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号