首页> 外文会议>Asia and South Pacific Design Automation Conference >Loop aware IR-level annotation framework for performance estimation in native simulation
【24h】

Loop aware IR-level annotation framework for performance estimation in native simulation

机译:循环感知的IR级注释框架,用于本机仿真中的性能评估

获取原文

摘要

Native simulation is an interesting virtual prototyping candidate to speed-up architecture exploration and early software developments. It however does not provide out-of-the box non-functional information needed for software performance estimation. Annotating software with information is complex as highlevel codes and binary codes have different structures due to compiler optimizations. This work proposes an annotation framework at compiler IR-level that focuses on loop structures, and reflects optimizations through a mapping scheme between the binary and the high-level IR. Experiments on instruction count show in average around 2% of error.
机译:本地仿真是一种有趣的虚拟原型候选者,可加快体系结构探索和早期软件开发的速度。但是,它没有提供软件性能评估所需的开箱即用的非功能性信息。由于编译器的优化,高级代码和二进制代码具有不同的结构,因此带有信息的注释软件非常复杂。这项工作提出了一个在编译器IR级别的注释框架,该框架着重于循环结构,并通过二进制和高级IR之间的映射方案反映了优化。关于指令数的实验平均显示出大约2%的错误。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号