【24h】

High data rate synchronizers operating at low speed

机译:高数据速率同步器,低速运行

获取原文

摘要

This paper presents a new technique which allows high baud rate with low operation speed of the synchronizer. This technique is based on parallel processing. What is done by only one clock operating at the baud rate can be done by two clocks operating only at half rate. By generalizing we propose versions of clock recovery circuits operating at the ratio 1/2/sup n/ of the data rate. Thus we obtain circuits transmitting at very high data rate but operating at very low frequency. The proposed circuits which are transition sensitive (digital) are compared with the traditional level sensitive (analog).
机译:本文提出了一种新技术,该技术可以使同步器的波特率高,工作速度低。此技术基于并行处理。仅由一个以波特率工作的时钟可以完成的工作可以由仅以半速率工作的两个时钟完成。通过概括,我们提出了时钟恢复电路的版本,其工作速率为数据速率的1/2 / sup n /。因此,我们获得了以很高的数据速率传输但以非常低的频率运行的电路。所建议的过渡敏感(数字)电路与传统的电平敏感(模拟)电路进行了比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号