首页> 外文会议>International Conference on Computer Communication and Informatics >High Speed Multipliers using Counters based on Symmetric Stacking
【24h】

High Speed Multipliers using Counters based on Symmetric Stacking

机译:高速乘法器使用基于对称堆叠的计数器

获取原文

摘要

High speed multipliers are essential in all computational units such as Arithmetic Logic Unit(ALU), Multiply Accumulate Unit and Digital Signal Processing (DSP) applications. In general, the performance of any DSP system is limited by its multiplication performance. Hence, the speed and power efficient multiplier algorithms are highly demanded in present scenario. In this Paper, high speed multipliers are designed by using binary counters based on symmetric stacking. In this work, 16-bit Wallace tree multiplier is considered for the analysis using conventional counters and symmetric stacking-based counters. Further, the performance is compared in terms of delay, area. All the blocks used in this work are programmed using Verilog HDL and they are Synthesized using Xilinx.
机译:高速乘法器在诸如算术逻辑单元(ALU)之类的所有计算单元中是必不可少的,乘法累积单元和数字信号处理(DSP)应用。通常,任何DSP系统的性能受其乘法性能的限制。因此,当前场景中,速度和功率有效的乘法算法非常有望。在本文中,通过使用基于对称堆叠的二进制计数器来设计高速乘法器。在这项工作中,使用传统的计数器和基于对称堆叠的计数器来考虑16位华莱士树乘数。此外,在延迟区域的方面比较了性能。本工作中使用的所有块使用Verilog HDL编程,它们使用Xilinx合成。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号