首页> 外文会议>International Conference on Circuit, Power and Computing Technologies >PSoC embedded design for ultra low digital frequency meter
【24h】

PSoC embedded design for ultra low digital frequency meter

机译:超低数字频率计的PSoC嵌入式设计

获取原文

摘要

Digital Frequency Meter is deployed to figure out the frequency of digital signals, that foots its application in vibration monitoring, optical sensor readout and for testing digital logics etc. The basic behind the PSoC based Frequency Meter, is to employ Pulse Width Modulator blocks and Counters blocks along with software manipulation to evaluate frequency of the given digital signal. PSoC 3 processor CY8C3866AX has the maximum Bus Frequency of 24MHz, according to the Counter specification the maximum allowable counter frequency is 12MHz. The design implemented uses the full efficiency of both the specification mentioned above and capable of measuring frequency from 1Hz to 12MHz, with the error of 0 percentage at low frequencies up to 10KHz, error of 0.09 percentage up to 1MHz and, error of 1.3 percentage for high frequencies. Making the frequency meter On-Chip, helps in designing the circuit under test and the meter to be on same board, thus gaining advantage of avoiding external influence over testing.
机译:部署了数字频率计以找出数字信号的频率,从而将其应用于振动监控,光学传感器读数以及测试数字逻辑等方面。基于PSoC的频率表的基本原理是采用脉宽调制器模块和计数器模块以及软件操作来评估给定数字信号的频率。 PSoC 3处理器CY8C3866AX的最大总线频率为24MHz,根据计数器规格,最大允许计数器频率为12MHz。实施的设计使用了上述规格的全部效率,并且能够测量1Hz至12MHz的频率,在10KHz以下的低频中,误差为0%,在1MHz以下的误差为0.09%,对于1MHz,误差为1.3%。高频率。将频率计置于片上,有助于将被测电路设计为与电表在同一板上,从而获得避免对测试造成外部影响的优势。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号