【24h】

Thrifty Technology Mapping With Rich Libraries

机译:富裕图书馆的节俭技术映射

获取原文

摘要

Technology mapping is used during logic synthesis to bind a circuit description to a given library of cells. The mapping process is divided into the phases of decomposition, matching and covering. We have developed a method of matching which is functional in nature, as opposed to the usual structural approach. The new matching technique allows the use of very large libraries. New techniques for decomposition and covering are also described. For circuits with fanout, we propose several heuristics for determining when to share and when to duplicate logic. These heuristics are quantitatively compared using a set of benchmark circuits.
机译:在逻辑合成期间使用技术映射以将电路描述绑定到给定的单元库。映射过程分为分解,匹配和覆盖的阶段。我们开发了一种匹配的方法,其在自然界中具有功能,而不是通常的结构方法。新的匹配技术允许使用非常大的库。还描述了用于分解和覆盖的新技术。对于具有扇出的电路,我们提出了几种启发式方法来确定何时分享和何时重复逻辑。使用一组基准电路进行定量比较这些启发式。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号