Design of the neural processor optimized for XILINX virtex FPGA devices

机译：Xilinx Virtex FPGA设备优化神经处理器的设计

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

We focused on the design of parallel processing processor targeted for the rapid execution of neural networks. The basic architecture of the toroidal neural processor (TNP) is based on toroidal mesh. This architecture was inspired by the need for a low-cost massively parallel processing system that could emulate a large variety of neural models.

机译：我们专注于针对快速执行神经网络的并行处理处理器的设计。环形神经处理器（TNP）的基本架构基于环形网格。这种架构的灵感性受到了可以模拟各种神经模型的低成本大规模并行处理系统的启发。

著录项

来源
《International Conference on Information Technology Interfaces》|2001年||共2页
会议地点
作者
Jan Huder; Marek Hustava;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类 G20-53;
关键词

相似文献

外文文献
中文文献
专利

1. QDD Based Method of Automatic Circuit Design for Xilinx Virtex-5 FPGA Devices [J] . Stanislav Stankovic, Jaakko Astola Journal of multiple-valued logic and soft computing . 2009,第5a6期

机译：Xilinx Virtex-5 FPGA器件的基于QDD的自动电路设计方法
2. 6U FPGA card with trio of Xilinx Virtex-7 FPGAs touts desirable processing density and I/O flexibility [J] . ECN . 2013,第9期

机译：具有Xilinx Virtex-7 FPGA三重奏的6U FPGA卡宣称理想的处理密度和I / O灵活性
3. Exploration of Uninitialized Configuration Memory Space for Intrinsic Identification of Xilinx Virtex-5 FPGA Devices [J] . Oliver Sander, Benjamin Glas, Lars Braun, International journal of reconfigurable computing . 2012,第期

机译：Xilinx Virtex-5 FPGA器件固有识别的未初始化配置存储空间的探索
4. Design of the neural processor optimized for XILINX VIRTEX FPGA devices [C] . Hudec, J., Hustava, Information Technology Interfaces, 2001. ITI 2001. Proceedings of the 23rd International Conference on . 2001

机译：针对XILINX VIRTEX FPGA器件优化的神经处理器设计
5. A novel design and optimization process of MEMS devices using artificial intelligence and finite element analysis. [D] . Ahmed, Hesham. 2004

机译：利用人工智能和有限元分析的MEMS器件新颖设计和优化过程。
6. Mapping Neural Networks to FPGA-Based IoT Devices for Ultra-Low Latency Processing [O] . Maciej Wielgosz, Michał Karwatowski 2019

机译：将神经网络映射到基于FPGA的IoT设备以进行超低延迟处理
7. An FPGA Based Software/Hardware Codesign for Real Time Video Processing : A Video Interface Software and Contrast Enhancement Hardware Codesign Implementation using Xilinx Virtex II Pro FPGA [O] . Wang, Jian 2006

机译：用于实时视频处理的基于FPGA的软件/硬件协同设计：使用Xilinx Virtex II Pro FPGA的视频接口软件和对比度增强硬件协同设计实现
8. Single Event Analysis and Fault Injection Techniques Targeting Complex Designs Implemented in Xilinx-Virtex Family Field Programmable Gate Array (FPGA) Devices. [R] . Berg, M. D., Label, K., Kim, K. 2014

机译：针对在Xilinx-Virtex系列现场可编程门阵列（FpGa）器件中实现的复杂设计的单事件分析和故障注入技术。

Design of the neural processor optimized for XILINX virtex FPGA devices

摘要

著录项

相似文献

相关主题

期刊订阅