首页> 外文会议>International Conference on Future Information Technology and Management Engineering >A design and implementation of high-speed 3DES algorithm system
【24h】

A design and implementation of high-speed 3DES algorithm system

机译:高速3DES算法系统的设计与实现

获取原文

摘要

This paper introduces the principle of 3DES encryption algorithm and the detailed description of the algorithm design and implementation on FPGA. For the improvement of the S-box, it uses a single S-box to replace the original eight S-boxes. This will not only greatly reduces the size of circuit but also reduces the power consumption of the entire circuit. In the design, pipelining technology is used to improve its running speed. All the modules are using Verilog HDL hardware description language to achieve, and at last it is downloaded to the FPGA chip.
机译:本文介绍了3DES加密算法的原理及FPGA对算法设计和实现的详细描述。为了改进S盒,它使用单个S盒来更换原始的八个S盒。这不仅会大大降低电路的大小,而且还可以降低整个电路的功耗。在设计中,流水线技术用于提高其运行速度。所有模块都使用Verilog HDL硬件描述语言来实现,最后它将其下载到FPGA芯片。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号