首页> 外文会议>International conference on advances in computing, communications and informatics >Design of digital down converter using Computation sharing multiplier architecture
【24h】

Design of digital down converter using Computation sharing multiplier architecture

机译:使用计算共享乘法器架构的数字下变频器设计

获取原文

摘要

In the field of software defined radio, DDC plays a pivotal role in defining the optimum sampling rate without encountering any loss of information. The essential part of any DDC is the low pass filtering operation. Traditionally CIC filters are used for the design of low pass filters in the DDC which poses disadvantages in the area occupied and delay in the FPGA devices. This paper focuses on the shared resource technique for the design of the FIR filter operation. The technique involved in designing the filter is the usage of a special type of multiplier called Computation sharing multiplier(CSHM). This technique enhances the performance of the DDC and also reduces the component utilization in FPGA. Xilinx ISE is used to simulate and synthesize the design.
机译:在软件定义的无线电领域中,DDC在定义最佳采样率时扮演关键作用,而无需遇到任何信息丢失。任何DDC的必要部分是低通滤波操作。传统上CIC滤波器用于DDC中的低通滤波器的设计,该DDC在FPGA器件中占据的区域和延迟的缺点。本文重点介绍了FIR滤波器操作设计的共享资源技术。设计过滤器的技术是使用称为计算共享乘数(CSHM)的特殊类型的乘法器的使用。该技术提高了DDC的性能,并降低了FPGA中的分量利用率。 Xilinx ISE用于模拟和综合设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号