首页> 外文会议>Proceedings of the 2009 IEEE Dallas Circuits and Systems Workshop >A feasibility study of high-frequency buck regulators in nanometer CMOS technologies
【24h】

A feasibility study of high-frequency buck regulators in nanometer CMOS technologies

机译:纳米CMOS技术中高频降压稳压器的可行性研究

获取原文
获取原文并翻译 | 示例

摘要

The feasibility of implementing buck converters with switching frequencies of 200MHz and beyond to reduce the size of passive components to integrate-able levels is investigated. Switching losses at such high frequencies are compared to traditional converters implemented on typical analog power technologies to demonstrate that the scaling down of CMOS technologies to nanometer levels can indeed enable switching at such high frequencies while maintaining decent efficiency. Preliminary simulation results on a typical 45nm technology are used to verify the feasibility.
机译:研究了采用200MHz及更高​​开关频率的降压转换器以将无源元件的尺寸减小到可集成水平的可行性。将这种高频下的开关损耗与在典型模拟功率技术上实现的传统转换器进行比较,以证明将CMOS技术缩小至纳米级确实可以在保持较高效率的同时在这种高频下进行开关。在典型的45nm技术上的初步仿真结果用于验证可行性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号