首页> 外文会议>Proceedings of the 2016 IEEE ANDESCON >Synthesis tool for automatic layout generation of analog structures
【24h】

Synthesis tool for automatic layout generation of analog structures

机译:用于自动生成模拟结构布局的综合工具

获取原文
获取原文并翻译 | 示例

摘要

In this paper, a novel analog layout synthesis tool is presented. It is focused on two common analog building blocks: differential pairs and arrays of stacked devices. Starting from a circuit netlist and the names of the selected transistors, the tool verifies that these form a valid block and creates the corresponding layout. The user can define different layout parameters and the layout view can be generated with different levels of detail. Multiple layout views of a differential pair are generated to show its effectiveness to speed up the design process.
机译:本文提出了一种新颖的模拟布局综合工具。它着重于两个常见的模拟构建块:差分对和堆叠式设备阵列。该工具从电路网表和所选晶体管的名称开始,验证它们是否形成有效块并创建相应的布局。用户可以定义不同的布局参数,并且可以以不同的详细程度生成布局视图。生成差分对的多个布局图以显示其对加快设计过程的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号