首页> 外文会议>Recent advances in information science >Architectural Principles for One-Chip Parallel Computer
【24h】

Architectural Principles for One-Chip Parallel Computer

机译:单芯片并行计算机的架构原理

获取原文
获取原文并翻译 | 示例

摘要

This paper starts from the programmer's view and states architectural principles for designing the one-chip many processor computer. John Backus's and Gary Sabot's old visions about how a parallel computer must be programmed are followed in the context of the current technologies. The proposed architectural principles are exemplified with the Connex chip, a 1024-cell SPMD engine able to provide 120 GOPS/Watt, 6 GOPS/mm2 and 60 GOPS/$.
机译:本文从程序员的角度出发,阐述了设计单芯片多处理器计算机的体系结构原理。约翰·巴克斯(John Backus)和加里·萨伯特(Gary Sabot)关于必须如何编程并行计算机的旧观念是在当前技术的背景下遵循的。提议的架构原理以Connex芯片为例,该芯片是1024单元SPMD引擎,能够提供120 GOPS / Watt,6 GOPS / mm2和60 GOPS / $。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号