Dept. of Comput. Sci. Eng., Chinese Univ. of Hong Kong, Hong Kong, China;
circuit optimisation; integrated circuit design; integrated circuit interconnections; logic design; free flip-flop reduction; interconnect delays; retimed clock; retiming flow; rewired retiming method;
机译:主导的负OSKAT2突变体延迟光引起的气孔开口,并改善稻米含量损失的耐旱性耐受性
机译:用于无故障基于NAND的数字控制延迟线的单触发器驱动电路
机译:延迟进行眼内异物切除,无内膜持续麻醉操作伊拉克自由和持续自由
机译:无需延迟惩罚的免费触发器减少重新重新定迁
机译:自由活动选择如何预测发育迟缓的学龄前儿童和无残疾的学龄前儿童的学术和社交能力?
机译:显性负OsKAT2突变体延迟光诱导的气孔开放并提高水稻的耐旱性而无产量损失
机译:Rewired retiming for flip-flop reduction and low power without delay penalty.
机译:减少自由飞行时代与天气有关的终端区域延误