首页> 外文会议>Wireless Technology >A Design by Example Regular Strcture Generator
【24h】

A Design by Example Regular Strcture Generator

机译:通过示例设计规则结构生成器

获取原文
获取原文并翻译 | 示例

摘要

This paper investigates technical issues concerning the automated generation of highly regular VLSI circuit layouts (e.g. RAMs, PLAs, systolic arrays) that are crucial to the designability and realizability of large VLSI systems. The key is to determine the most profitable level of abstraction for the designer, which is accomplished by the introduction of macro abstraction, interface inheritance, delayed binding, and the complete decoupling of procedural and graphical design information. These abstraction mechanisms are implemented in the Regular Structure Generator, an operational layout generator with significant advantages over first generation layout tools. Its advantages are demonstrated by a pipelined array multiplier layout example.
机译:本文研究了有关自动生成高度规则的VLSI电路布局(例如RAM,PLA,脉动阵列)的技术问题,这些问题对于大型VLSI系统的可设计性和可实现性至关重要。关键是确定对设计人员来说最有利可图的抽象水平,这可以通过引入宏抽象,接口继承,延迟绑定以及将过程和图形设计信息完全分离来实现。这些抽象机制在常规结构生成器中实现,常规结构生成器是一种操作布局生成器,与第一代布局工具相比具有明显的优势。流水线阵列乘法器布局示例证明了其优势。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号