• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文学位 >Multi-rate co-simulation interfaces between the RTDS and the Opal-RT.
【24h】

Multi-rate co-simulation interfaces between the RTDS and the Opal-RT.

机译：RTDS和Opal-RT之间的多速率协同仿真接口。

获取原文
获取原文并翻译 | 示例
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

The aim of the thesis is to design efficient and accurate co-simulation interfaces between off-the-shelf heterogeneous real-time simulators. Co-simulation in this context refers to the distribution of subsystems of a complex power system among the different simulator platforms.;The design of an efficient communication interface is the key step of the co-simulation process. The Internet is a popular option used for coupling different real-time simulator platforms. But, factors such as delay, throughput and LAN congestion are disadvantages of the internet based communication. Therefore, co-simulation interfaces that overcome the data loss during communication and that increase the computational efficiency of the simulators need to be developed.;In this thesis, the two real-time electro-magnetic transient simulators used in the co-simulation are the Real-Time Digital Simulator (RTDS) and the Opal-Real-Time (Opal-RT). The work establishes analog and digital multi-rate co-simulation interfaces between these simulator platforms. The analog interface is designed using the peripheral I/O ports of the simulators and is demonstrated with the notional IPS MVDC ship model. The digital interface is established using the FPGA based reconfigurable I/O platforms of the simulators. To further analyze the co-simulation interfaces, round-trip latency and accuracy tests are conducted, and the stability of the co-simulation is investigated. From these tests, it is observed that the latency of the analog interface is decreased to 480 mus compared to 0.2 s observed when the internet is used as the communication medium. And, the results from the 11-bit parallel digital interface indicate that the design is feasible. Since it uses FPGAs for the data exchange, it overcomes the noise due to traditional A/D and D/A converters.;In summary, this thesis presents a low latency analog interface and a high speed FPGA based digital interface for the real-time simulators. The importance of the co-simulation interfaces to multi-rate co-simulation techniques is studied and analyzed.
机译：本文的目的是设计一种现成的异构实时仿真器之间的高效，准确的协同仿真接口。在这种情况下，协同仿真是指复杂电力系统的子系统在不同的仿真器平台之间的分布。有效通信接口的设计是协同仿真过程的关键步骤。 Internet是用于耦合不同的实时模拟器平台的流行选项。但是，诸如延迟，吞吐量和LAN拥塞之类的因素是基于Internet的通信的缺点。因此，需要开发一种克服通信过程中数据丢失，提高仿真器计算效率的协同仿真接口。本文在协同仿真中使用的两个实时电磁暂态仿真器是实时数字模拟器（RTDS）和蛋白石实时（Opal-RT）。这项工作在这些仿真器平台之间建立了模拟和数字多速率协同仿真接口。模拟接口是使用模拟器的外围I / O端口设计的，并通过IPS MVDC概念船模型进行了演示。使用仿真器的基于FPGA的可重配置I / O平台建立数字接口。为了进一步分析协同仿真接口，进行了往返延迟和准确性测试，并研究了协同仿真的稳定性。从这些测试中可以看出，与使用Internet用作通信介质时的0.2 s相比，模拟接口的延迟降低到了480 mus。并且，来自11位并行数字接口的结果表明该设计是可行的。由于它使用FPGA进行数据交换，因此克服了传统A / D和D / A转换器带来的噪声。总之，本文提出了一种低延迟的模拟接口和基于FPGA的高速数字接口，用于实时模拟器。研究并分析了协同仿真接口对多速率协同仿真技术的重要性。

著录项

  • 作者

    Rentachintala, Kavya S.;

  • 作者单位

    The Florida State University.;

  • 授予单位 The Florida State University.;
  • 学科 Engineering Electronics and Electrical.
  • 学位 M.S.
  • 年度 2012
  • 页码 74 p.
  • 总页数 74
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号