• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文学位 >Design and implementation of a gigabit-rate optical receiver and a digital frequency-locked loop for phase-locked loop based applications.
【24h】

Design and implementation of a gigabit-rate optical receiver and a digital frequency-locked loop for phase-locked loop based applications.

机译：千兆位速率光接收器和数字锁频环的设计和实现，用于基于锁相环的应用。

获取原文
获取原文并翻译 | 示例
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

The large demand for high-bandwidth communication systems has brought down the cost of optical system components. To be competitive in a crowded market, implementation of the different systems of an optical transceiver on a single chip has become mandatory.; CMOS technologies, especially state-of-the-art processes like the 0.18mum CMOS, permit integration of huge amounts of transistors per millimeter square. Furthermore, deep-submicron CMOS processes have similar RF performances to their traditional bipolar equivalent. It is therefore a small footstep to go to congregate high-speed analog circuits with digital cores on a single die.; This thesis addresses two of the building blocks found in an optical communication receiver, namely the analog front-end receiver and a digital frequency-acquisition based clock-and-data recovery circuit. The latter reduces the headcount of bulky passive components needed in the implementation of the loop filter by porting the analog loop to the digital domain. This circuit has been successfully fabricated and tested.; Finally, an optical front-end, comprising a transimpedance amplifier and a limiting amplifier is proposed and fabricated using a standard 0.18mum CMOS process. The speed of this circuit has been pushed up to 5Gb/s. Different techniques have been employed to increase the effective bandwidth of the input amplifier, namely the use of a constant-k filter.
机译：对高带宽通信系统的大量需求降低了光学系统组件的成本。为了在竞争激烈的市场中竞争，必须在单个芯片上实施光收发器的不同系统。 CMOS技术，尤其是最先进的工艺（例如0.18μmCMOS），允许每平方毫米集成大量晶体管。此外，深亚微米CMOS工艺具有与传统双极等效工艺相似的RF性能。因此，将高速模拟电路与数字内核集成在单个芯片上只是一个小小的步骤。本文着眼于光通信接收机中的两个基本模块，即模拟前端接收机和基于数字频率采集的时钟和数据恢复电路。后者通过将模拟环路移植到数字域，减少了实现环路滤波器所需的庞大无源组件的人数。该电路已成功制造和测试。最后，提出并使用标准的0.18μmCMOS工艺制造包括互阻放大器和限幅放大器的光学前端。该电路的速度已提高到5Gb / s。已经采用了不同的技术来增加输入放大器的有效带宽，即使用常数k滤波器。

著录项

  • 作者

    Beaudoin, Francis.;

  • 作者单位

    McGill University (Canada).;

  • 授予单位 McGill University (Canada).;
  • 学科 Engineering Electronics and Electrical.
  • 学位 M.Eng.
  • 年度 2004
  • 页码 124 p.
  • 总页数 124
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 无线电电子学、电信技术;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号