首页> 外文学位 >Real-Time Detection of Covert Timing Channels Using a Parallel System.
【24h】

Real-Time Detection of Covert Timing Channels Using a Parallel System.

机译:使用并行系统实时检测隐蔽定时通道。

获取原文
获取原文并翻译 | 示例

摘要

As network data rates continue to increase, implementing real-time network security applications require a scalable computing platform. Multi-core parallel processing devices provide a way to scale network security applications. Covert timing channel (CTC) detection is one type of network security application that could benet from large scale parallelization. Network CTCs enable secret communication between hosts by modulating the inter-packet delays of an overt application. A variety of techniques for creating and detecting covert timing channels have been studied. To enable quick detection, we introduce a covert timing channel detection tool which can be easily adapted to include new detection tests. CTC detection in high-speed enterprise network settings must be performed in a small amount of time to properly react to the presence of flows carrying covert channels. We present an implementation of our parallel covert timing channel detection tool using the Tilera TilePro64 card, an MPPA-based architecture. We examine the effectiveness of our detection technique for detecting model-based and time-replay covert timing channels using four common detection techniques; the Kullback-Liebler Divergence, Kolmogorov-Smirnov, regularity and first order entropy tests. Our experiments evaluate the true and false positive rates, as well as the effects of changing the sample size and the number of cores used.
机译:随着网络数据速率的不断提高,实施实时网络安全应用程序需要可扩展的计算平台。多核并行处理设备提供了一种扩展网络安全应用程序的方法。隐式定时信道(CTC)检测是可以从大规模并行化中受益的一种网络安全应用程序。网络CTC通过调制公开应用程序的数据包间延迟来实现主机之间的秘密通信。已经研究了用于创建和检测秘密定时信道的多种技术。为了实现快速检测,我们引入了一种隐蔽的定时通道检测工具,该工具可以轻松地进行调整以包括新的检测测试。高速企业网络设置中的CTC检测必须在很短的时间内执行,以对载有隐蔽通道的流的存在做出正确的反应。我们介绍了使用Tilera TilePro64卡(基于MPPA的体系结构)的并行隐蔽定时信道检测工具的实现。我们使用四种常见的检测技术来检验我们的检测技术在检测基于模型的时间回放和隐式定时通道方面的有效性; Kullback-Liebler发散,Kolmogorov-Smirnov,正则和一阶熵检验。我们的实验评估了真假阳性率,以及改变样本大小和使用的磁芯数量的影响。

著录项

  • 作者

    Gegan, Ross Kieran.;

  • 作者单位

    University of California, Davis.;

  • 授予单位 University of California, Davis.;
  • 学科 Computer science.;Computer engineering.
  • 学位 M.S.
  • 年度 2015
  • 页码 56 p.
  • 总页数 56
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号