• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文学位 >Fault coverage analysis of integrated circuit designs through assertion-based verification and fault injection.
【24h】

Fault coverage analysis of integrated circuit designs through assertion-based verification and fault injection.

机译：通过基于断言的验证和故障注入对集成电路设计进行故障覆盖分析。

获取原文
获取原文并翻译 | 示例
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

This dissertation develops a methodology, called ABVFI, which addresses effects on design dependability from today's integrated circuit (IC) manufacturing techniques. While, technology scaling is opening up new possibilities in the design of ICs to meet the demands of today's processing needs, as manufacturing technologies advance to smaller transistor sizes, hardware components become more and more susceptible to single event upsets and other types of failures.;ABVFI allows fault injection to be performed at the register transfer level of a design, and extends an emerging technique called assertion based verification, a variant of model checking, to mathematically analyze design behavior in the presence of faults. Given a defined set of fault models and input space, this method considers all possible combinations of faults across both time (when the fault occurs) and space (where the fault occurs), for a complete analysis of fault coverage.;The use of ABVFI provides benefits to both safety-critical designs and commercial information technology systems. For safety-critical systems, stringent dependability requirements necessitate rigorous safety analyses. Furthermore, strong safety arguments are required for design certification. ABVFI provides this through the underlying model checking technique, which is both thorough and repeatable.;The development of commercial systems is primarily concerned with making trade offs among various design constraints (e.g. area, power, performance, etc.), such that in the end a near optimum design solution is obtained. ABVFI provides an efficient and accurate fault coverage analysis tool that can be used by designers to make well educated design decisions based on dependability requirements.
机译：本文开发了一种称为ABVFI的方法，该方法解决了当今集成电路（IC）制造技术对设计可靠性的影响。同时，技术扩展为满足当今处理需求的IC设计开辟了新的可能性，随着制造技术的发展，晶体管尺寸越来越小，硬件组件越来越容易遭受单事件破坏和其他类型的故障。 ABVFI允许在设计的寄存器传输级别执行故障注入，并扩展了一种新兴的技术，即基于声明的验证（模型检查的一种方法），以数学方式分析存在故障的设计行为。给定已定义的一组故障模型和输入空间，此方法将考虑时间（发生故障时）和空间（发生故障的位置）之间所有可能的故障组合，以完整分析故障范围。;使用ABVFI为安全关键型设计和商业信息技术系统提供了好处。对于要求严格的安全性系统，严格的可靠性要求必须进行严格的安全性分析。此外，设计认证需要强有力的安全论据。 ABVFI通过底层的模型检查技术来提供此功能，该技术是彻底且可重复的。商业系统的开发主要涉及在各种设计约束（例如面积，功率，性能等）之间做出取舍。最后，获得了接近最佳的设计解决方案。 ABVFI提供了一种有效且准确的故障覆盖率分析工具，设计人员可以使用它来根据可靠性要求做出受过良好教育的设计决策。

著录项

  • 作者

    Bingham, Scott Floyd.;

  • 作者单位

    University of Virginia.;

  • 授予单位 University of Virginia.;
  • 学科 Engineering Electronics and Electrical.
  • 学位 Ph.D.
  • 年度 2009
  • 页码 122 p.
  • 总页数 122
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号