首页> 中文期刊> 《计算机测量与控制》 >基于FPGA与ARM单片机的CAN总线分析仪设计

基于FPGA与ARM单片机的CAN总线分析仪设计

         

摘要

According to the requirements of communication quality analyzing, testing and verification of CAN bus communication system, a CAN bus analyzer design based on ARM-core MCU and FPGA is proposed. In the proposed design, dual sampling channels, one from integrated CAN controller, the other from FPGA based specifically designed ASIC, are adopted to the hardware design. PC is exploited to complete complex data analysis while MUC system is designed to obtain real - time raw data. The implementation details of the hardware are thoroughly discussed and practical method for solving problems such as baud rate auto detecting and bus error detecting are also described. Experimental results on a verifying CAN system with simulated error are provided at the end.%针对CAN总线网络通信质量分析、测试和验证的需要,论证了一种基于ARM单片机与FPGA完成的CAN总线分析仪设计;该分析仪采用集成的CAN控制器与专用总线电平采样双通道信息采集硬件结构;采用单片机及基于FPGA的专用电路完成对CAN网络的实时通信数据的收集与监控;采用PC机完成数据分析与参考信息显示;文章详细讨论了分析仪硬件的具体设计;分析了CAN总线通信波特率的自动检测、总线故障的检测与定位方法;最后结合软件设计给出了所设计的CAN总线分析仪的实测试验结果,可实现总线报文的正常监测、总线状态分析与错误检测功能.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号