Improved Evaluation Method for the SRAM Cell Write Margin by Word Line Voltage Acceleration

Hiroshi Makino; Naoya Okada; Tetsuya Matsumura; Koji Nii; Tsutomu Yoshimura; Shuhei Iwade; Yoshio Matsuda

首页> 中文期刊> 《电路与系统（英文）》 >Improved Evaluation Method for the SRAM Cell Write Margin by Word Line Voltage Acceleration

Improved Evaluation Method for the SRAM Cell Write Margin by Word Line Voltage Acceleration

开具论文收录证明 >>

期刊封面封底目录下载 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

An accelerated evaluation method for the SRAM cell write margin is proposed using the conventional Write Noise Margin (WNM) definition based on the “butterfly curve”. The WNM is measured under a lower word line voltage than the power supply voltage VDD. A lower word line voltage is chosen in order to make the access transistor operate in the saturation mode over a wide range of threshold voltage variation. The final WNM at the VDD word line voltage, the Accelerated Write Noise Margin (AWNM), is obtained by shifting the measured WNM at the lower word line voltage. The WNM shift amount is determined from the measured WNM dependence on the word line voltage. As a result, the cumulative frequency of the AWNM displays a normal distribution. Together with the maximum likelihood method, a normal distribution of the AWNM drastically improves development efficiency because the write failure probability can be estimated from a small number of samples. The effectiveness of the proposed method is verified using the Monte Carlo simulation.

著录项

来源
《电路与系统（英文）》 |2012年第3期|242-251|共10页
作者
Hiroshi Makino; Naoya Okada; Tetsuya Matsumura; Koji Nii; Tsutomu Yoshimura; Shuhei Iwade; Yoshio Matsuda;
展开▼
作者单位

Design Platform Development Division;

Renesas Electronics Corporation;

Kodaira;

Japan;

Faculty of Engineering;

Osaka Institute of Technology;

Osaka;

Japan;

Faculty of Information Science and Technology;

Osaka Institute of Technology;

Hirakata;

Japan;

Graduate School of Natural Science;

Kanazawa University;

Kanazawa;

Japan;

SoC Software Platform Division;

Renesas Electronics Corporation;

Itami;

Japan;

展开▼
原文格式 PDF
正文语种 chi
中图分类肿瘤学;
关键词
Static; Random; Access; Memory; (SRAM); Write; Noise; Margin; (WNM); Vth; Fluctuation; Variance; WNM; Distribution;

相似文献

中文文献
外文文献

1. Low power and high write speed SEU tolerant SRAM data cell design [J] . WANG ,Li ,ZHANG . 中国科学 . 2015,第011期
2. A Statistical Approach to Evaluating Aiternative Test Methods-Method of Measurement of Conducted Disturbance Voltage [J] . . 安全与电磁兼容 . 2008,第006期
3. Effect of Temperature amp;Supply Voltage Variation on Stability of 9T SRAM Cell at 45 nm Technology for Various Process Corners [J] . Manisha Pattanaik ,Shilpi Birla ,Rakesh Kumar Singh . 电路与系统（英文） . 2012,第2期

Improved Evaluation Method for the SRAM Cell Write Margin by Word Line Voltage Acceleration

摘要

著录项

相似文献

相关主题

期刊订阅