首页> 中文期刊> 《科技与创新》 >Analysis and Countermeasure for Latch-up of CMOS Device in Electronic System Design

Analysis and Countermeasure for Latch-up of CMOS Device in Electronic System Design

         

摘要

Considering the phenomenon of Latch-up in CMOS device,some patterns of manifestation about Latch-up in electronic system are analyzed with three actual circuits,meanwhile the correlative solving methods are also provided. To avoid Latch-up,some general principles are proposed. The analyzing and solving processes derived from practical system design are verified simple and ef-fective in large number of products,and to some extend have general reference value in anti-latch-up design of application systems.

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号