首页> 中文期刊> 《物理通报》 >逻辑电路设计中逻辑函数的图形化简法探析

逻辑电路设计中逻辑函数的图形化简法探析

         

摘要

在数字电路中逻辑函数的化简方法一般有公式化简法和图形化简法,其中图形化简法简单、直观,有一定步骤可以遵循,但在教学过程中发现,学生用卡诺图化简逻辑函数时,按教科书中归纳的几个步骤生搬硬套,对最基本的概念和性质缺乏理解,常常出现不少的问题。文章通过案例分析,对逻辑函数的图形化简法进行了深入的分析,并归纳出图形化简法的一般规律。%Generally ,there are two simplification method of logic function in digital circuits ,which are formula simplification method and Karnaugh map's simplification method .The Karnaugh map's simplification method is simple ,intuitive ,some steps may follow ,and students must master the content .Some students often make a lot of problems ,when simplifying logic function with Karnaugh map ,because they are lack of understanding of the basic concept and character of logic circuits .In this paper ,we carried on in depth analysis for simplification method of logic function with Karnaugh map by using some examples and sum marize the general rules of Karnaugh map's simplification method .

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号