首页> 外文期刊>IEEE Transactions on Aerospace and Electronic Systems >Data path synthesis in digital electronics. I. Memory allocation
【24h】

Data path synthesis in digital electronics. I. Memory allocation

机译:数字电子学中的数据路径综合。一,内存分配

获取原文
获取原文并翻译 | 示例
           

摘要

A data path consists of memory elements (i.e., registers), data operators (i.e. ALUs) and interconnection units (i.e. buses) to control the data transfers in the digital system. Many approaches to hardware allocation for data path synthesis have been proposed in the literature; however, only single-port memory is considered for register allocation and no efficient synthesis approach for multiport memory synthesis. A novel design methodology for data path synthesis using multiport memories is proposed which can be applied to hardware allocation algorithms or to already synthesized data path as a postprocessor to achieve a better design. Illustrations of applying this method to different synthesis examples are presented. Results and improvements over previous techniques are demonstrated. Experiments on benchmarks show very promising results
机译:数据路径由存储元件(即寄存器),数据运算符(即ALU)和互连单元(即总线)组成,以控制数字系统中的数据传输。文献中已经提出了许多用于数据路径综合的硬件分配方法。但是,只考虑单端口存储器进行寄存器分配,而没有有效的综合方法进行多端口存储器综合。提出了一种使用多端口存储器进行数据路径合成的新颖设计方法,该方法可以应用于硬件分配算法或作为后处理器应用于已经合成的数据路径,以实现更好的设计。给出了将该方法应用于不同合成示例的说明。展示了对先前技术的结果和改进。基准测试显示非常令人鼓舞的结果

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号