Design and implementation of cost-effective IIR filter for EEG signal on FPGA

Atik Mahabub

首页> 外文期刊>Australian Journal of Electrical and Electronics Engineering >Design and implementation of cost-effective IIR filter for EEG signal on FPGA

【24h】

Design and implementation of cost-effective IIR filter for EEG signal on FPGA

机译：FPGA上EEG信号经济高效IIR滤波器的设计与实现

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

ABSTRACT Filter is unfathomably used to identify diverse human flag in genuine time. In this paper, a digital IIR filter is proposed for the fast detection of EEG signal to smooth and compress the signal. This paper intends to design a digital IIR filter based on Field Programmable Gate Array (FPGA) to get faster biomedical signals specially EEG signals. For this purpose, a high order IIR filter is introduced to make EEG signal noise free, less costly and simple. For hardware usage, FPGA load up is utilised which is a mix of various logic gates which offers economical and enduring administrations.

机译：摘要过滤器无法识别真正时间的不同人体旗帜。在本文中，提出了一种数字IIR滤波器，用于快速检测EEG信号以平滑和压缩信号。本文打算根据现场可编程门阵列（FPGA）设计数字IIR滤波器，以获得更快的生物医学信号专门的EEG信号。为此目的，引入了高阶IIR滤波器，使EEG信号无噪声无噪音，更昂贵且简单。对于硬件使用，利用FPGA加载，这是各种逻辑门的混合，可提供经济和持久的主管部门。

著录项

来源
《Australian Journal of Electrical and Electronics Engineering》 |2020年第2期|83-91|共9页
作者
Atik Mahabub;
展开▼
作者单位

Khulna University of Engineering &

Technology;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
FPGA; RTL; Floorplan; IIR; EEG;

机译：FPGA;RTL;Florpran;IR;见;

相似文献

外文文献
中文文献
专利

1. Design of IIR Filter Using PSO Algorithm and its Implementation in FPGA [J] . Umema Tasleem Shaikh, Imtiaz Hussain Kalwar, Tayab Din Memon, Indian Journal of Science and Technology . 2017,第36期

机译：基于PSO算法的IIR滤波器的设计及其在FPGA中的实现
2. Low complexity reconfigurable complex filters for PAPR reduction of OFDM signals: analysis, design and FPGA implementation [J] . Van-Nghia Tran Communications, IET . 2018,第13期

机译：低复杂度可重构复杂滤波器，用于降低OFDM信号的PAPR：分析，设计和FPGA实现
3. Design and implementation of a multiband digital filter using FPGA to extract the ECG signal in the presence of different interference signals [J] . Aboutabikh Kamal, Aboukerdah Nader Computers in Biology and Medicine . 2015,第Null期

机译：利用FPGA在存在不同干扰信号的情况下提取ECG信号的多频带数字滤波器的设计与实现
4. IIR digital filter design implemented on FPGA for myoelectric signals [C] . D. C. Toledo-Pérez, M. A. Martínez-Prado, J Rodríguez-Reséndiz, 2017 XIII International Engineering Congress . 2017

机译：在FPGA上实现的用于肌电信号的IIR数字滤波器设计
5. Design and implementation of an FPGA-based piecewise affine Kalman Filter for Cyber-Physical Systems. [D] . Mills, Aaron Joseph. 2016

机译：电子物理系统基于FPGA的分段仿射卡尔曼滤波器的设计与实现。
6. Digital IIR Filters Design Using Differential Evolution Algorithm with a Controllable Probabilistic Population Size [O] . Wu Zhu, Jian-an Fang, Yang Tang, 2009

机译：使用具有可控制概率种群大小的差分进化算法设计数字IIR滤波器
7. The design and implementation of a digital infinite impulse response (IIR) Lowpass Butterworth filter– impulse response (IIR) Lowpass Butterworth filter– A comparison of Matlab and Bilinear transformation methods [O] . B. J. Kwaha 2011

机译：数字无限脉冲响应的设计与实现（IIR）Lowpass Butterworth滤波 - 脉冲响应（IIR）Lowpass Butterworth滤波器 - Matlab和Bilinear转化方法的比较

Design and implementation of cost-effective IIR filter for EEG signal on FPGA

摘要

著录项

相似文献

相关主题

期刊订阅