...
首页> 外文期刊>IEEE Transactions on Circuits and Systems for Video Technology >High Performance and Hardware Efficient Multiview Video Coding Frame Scheduling Algorithms and Architectures
【24h】

High Performance and Hardware Efficient Multiview Video Coding Frame Scheduling Algorithms and Architectures

机译:高性能和硬件高效的多视图视频编码帧调度算法和体系结构

获取原文
获取原文并翻译 | 示例
           

摘要

Multiview video coding (MVC) provides more realistic 3-D scenes adding depth information derived from multiple cameras than single-or stereo-view video coding. In MVC, video frames obtained from each view are simply scheduled to corresponding encoding channels. However, under such a conventional scheduling technique the encoding times of each channel may not be identical, degrading encoding performance. To address this problem, this paper proposes two MVC frame scheduling schemes and their architectures: a hardware resource aware scheduling and a frame waiting time aware scheduling (WTaS). Here, WTaS considers the waiting time of each frame stored in on-chip SRAM during frame scheduling, thereby reducing SRAM size significantly. Experimental results show that the proposed frame scheduling schemes provide 29.4% faster processing time, compared to the conventional counterpart. In addition, we can improve the core area, on-chip SRAM area, and the power dissipation by 26.7%, 23.2%, and 26.6%, respectively.
机译:与单视图或立体视图视频编码相比,多视图视频编码(MVC)提供了更逼真的3-D场景,增加了从多个摄像机获得的深度信息。在MVC中,将从每个视图获得的视频帧简单地调度到相应的编码通道。但是,在这种常规调度技术下,每个信道的编码时间可能不相同,从而降低了编码性能。为了解决这个问题,本文提出了两种MVC帧调度方案及其体系结构:硬件资源感知调度和帧等待时间感知调度(WTaS)。在此,WTaS考虑了在帧调度期间存储在片上SRAM中的每个帧的等待时间,从而显着减小了SRAM的大小。实验结果表明,与传统的帧调度方案相比,提出的帧调度方案处理时间缩短了29.4%。此外,我们可以将内核面积,片上SRAM面积和功耗分别提高26.7%,23.2%和26.6%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号