...
首页> 外文期刊>Circuits, systems, and signal processing >Second Minimum Approximation for Min-Sum Decoders Suitable for High-Rate LDPC Codes
【24h】

Second Minimum Approximation for Min-Sum Decoders Suitable for High-Rate LDPC Codes

机译:适用于高速LDPC码的最小和解码器的第二最小近似

获取原文
获取原文并翻译 | 示例
           

摘要

In this paper, a method to approximate the second minimum required in the computation of the check node update of an LDPC decoder based on min-sum algorithm is presented. The proposed approximation compensates the performance degradation caused by the utilization of a first minimum and pseudo-second minimum finder instead of a true two minimum finder in the min-sum algorithm and improves the BER performance of high-rate LDPC codes in the error floor region. This approach applied to a complete decoder reduces the critical path and the area with independence of the selected architecture. Therefore, this method increases the maximum throughput achieved by the decoder and its area-throughput efficiency. The increase in efficiency is proportional to the degree of the check node, so the higher the code rate is, the higher the improvement in area and speed is.
机译:本文提出了一种基于最小和算法的LDPC解码器校验节点更新计算中所需的第二个最小值的近似方法。拟议的近似值可补偿由于在最小和算法中使用第一最小值和伪秒最小值查找器而不是真正的两个最小值查找器而导致的性能下降,并提高了错误底限区域中高速率LDPC码的BER性能。 。应用于完整解码器的这种方法可以减少关键路径和面积,而与所选架构无关。因此,该方法增加了解码器实现的最大吞吐量及其面积吞吐量效率。效率的提高与校验节点的程度成正比,因此编码率越高,面积和速度的提高就越大。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号