• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Circuits and systems >High-Performance FIR Filter Implementation Using Anurupye Vedic Multiplier
【24h】

High-Performance FIR Filter Implementation Using Anurupye Vedic Multiplier

机译：使用Anurupye Vedic乘法器实现高性能FIR滤波器

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

In this, today's world immeasurable analysis goes within the field of communication and signal processing applications. The FIR filter is mostly employed in filtering applications to enhance the quality of the signal. In any processor, the performance of the system is based on the speed of the multiplier unit involved in its operation. Since multiplier forms the indispensable building blocks of the FIR filter system. Its performance has contributed in determining the execution of the FIR filter system. Also, due to the tremendous development in the technology, many approaches such as an array, Vedic methods are made to speed up the multiplier computations. The problem in speed-up operation and resource utilization of hardware with all the conventional methods due to the critical path found in partial products has to be optimized using proposed method. This paper presents the implementation and execution of a FIR Filter design using Anurupye multiplier. Here the FIR filter is examined by using various multiplier algorithms such as Anurupye, Urdhava Tiryagbhyam, and array multipliers. The FIR filter is simulated for analyzing delay, area and power are meted out and lessened by utilizing proposed Anurupye multiplier. The FIR filter design utilizing proposed multiplier offers delay around 18.99 and only 4% of LUT slice utilization compared to existing methods. This architecture is coded in VHDL, simulated using the ModelSim and synthesized with Xilinx.
机译：因此，当今世界上不可估量的分析属于通信和信号处理应用领域。 FIR滤波器主要用于滤波应用中，以提高信号质量。在任何处理器中，系统的性能都取决于其操作所涉及的乘法器单元的速度。由于乘数构成了FIR滤波器系统必不可少的组成部分。它的性能有助于确定FIR滤波器系统的执行。另外，由于技术的飞速发展，人们采用了许多方法，例如阵列，吠陀方法来加快乘法器的计算。由于存在于部分产品中的关键路径，所有常规方法在加速操作和硬件资源利用方面的问题都必须使用建议的方法进行优化。本文介绍了使用Anurupye乘法器的FIR滤波器设计的实现和执行。在这里，通过使用各种乘法器算法（例如Anurupye，Urdhava Tiryagbhyam和数组乘法器）来检查FIR滤波器。模拟了FIR滤波器，以分析延迟，通过使用拟议的Anurupye乘法器来满足和减小面积和功率。与现有方法相比，利用建议的乘法器进行的FIR滤波器设计提供了大约18.99的延迟，并且仅占LUT Slice利用率的4％。该架构以VHDL编码，使用ModelSim仿真并与Xilinx合成。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号