...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Computer architecture news >Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems
【24h】

Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems

机译：通过源节流实现公平性：一种用于多核存储系统的可配置高性能高性能基板

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Cores in a chip-multiprocessor (CMP) system share multiple hardware resources in the memory subsystem. If resource sharing is unfair, some applications can be delayed significantly while others are unfairly prioritized. Previous research proposed separate fairness mechanisms in each individual resource. Such resource-based fairness mechanisms implemented independently in each resource can make contradictory decisions, leading to low fairness and loss of performance. Therefore, a coordinated mechanism that provides fairness in the entire shared memory system is desirable.rnThis paper proposes a new approach that provides fairness in the entire shared memory system, thereby eliminating the need for and complexity of developing fairness mechanisms for each individual resource. Our technique, Fairness via Source Throttling (FST), estimates the unfairness in the entire shared memory system. If the estimated unfairness is above a threshold set by system software, FST throttles down cores causing unfairness by limiting the number of requests they can inject into the system and the frequency at which they do. As such, our source-based fairness control ensures fairness decisions are made in tandem in the entire memory system. FST also enforces thread priorities/weights, and enables system software to enforce different fairness objectives and fairness-performance tradeoffs in the memory system.rnOur evaluations show that FST provides the best system fairness and performance compared to four systems with no fairness control and with state-of-the-art fairness mechanisms implemented in both shared caches and memory controllers.
机译：芯片多处理器（CMP）系统中的内核在内存子系统中共享多个硬件资源。如果资源共享不公平，则某些应用程序可能会严重延迟，而其他应用程序的优先级则会受到不公平的影响。先前的研究在每种资源中提出了单独的公平机制。在每种资源中独立实施的这种基于资源的公平机制可能会做出相互矛盾的决策，从而导致公平性低下和性能下降。因此，需要在整个共享存储系统中提供公平性的协调机制。本文提出了一种在整个共享存储系统中提供公平性的新方法，从而消除了为每个单独资源开发公平性机制的需要和复杂性。我们的技术，即通过源节流（FST）的公平性，估计了整个共享内存系统中的不公平性。如果估计的不公平性高于系统软件设置的阈值，则FST可以通过限制可注入系统的请求数量和执行频率来抑制导致不公平性的内核。这样，我们基于源的公平性控制可确保在整个内存系统中串联做出公平性决定。 FST还强制执行线程优先级/权重，并使系统软件能够在内存系统中实施不同的公平性目标和公平性-性能折衷。rn我们的评估表明，与没有公平性控制且状态为4的四个系统相比，FST提供了最佳的系统公平性和性能。在共享缓存和内存控制器中都实现了最先进的公平机制。

著录项

  • 来源
    《Computer architecture news》 |2010年第1期|p.335-346|共12页
  • 作者

    Eiman Ebrahimi; Chang Joo Lee; Onur Mutlu; Yale N. Patt;

  • 作者单位

    Department of Electrical and Computer Engineering The University of Texas at Austin;

    rnDepartment of Electrical and Computer Engineering The University of Texas at Austin;

    rnComputer Architecture Laboratory (CALCM) Carnegie Mellon University;

    rnDepartment of Electrical and Computer Engineering The University of Texas at Austin;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    design; performance;

    机译：设计;性能;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号