首页> 外文期刊>Computer architecture news >MPTLsim: A Cycle-Accurate, Full-System Simulator for x86-64 Multicore Architectures with Coherent Caches
【24h】

MPTLsim: A Cycle-Accurate, Full-System Simulator for x86-64 Multicore Architectures with Coherent Caches

机译:MPTLsim:具有x86-64多核架构,具有一致性缓存的周期精确的全系统模拟器

获取原文
获取原文并翻译 | 示例
           

摘要

The introduction of multicore microprocessors in the recent years has made it imperative to use cycle-accurate and full-system simulators in the architecture research community. We introduce MPTLsim - a multicore simulator for the X86 ISA that meets this need. MPTLsim is a uop-accurate, cycle-accurate, full-system simulator for multicore designs based on the X86-64 ISA. MPTLsim extends PTLsim, a publicly available single core simulator, with a host of additional features to support hyperthreading within a core and multiple cores, with detailed models for caches, on-chip interconnections and the memory data flow. MPTLsim incorporates detailed simulation models for cache controllers, interconnections and has built-in implementations of a number of cache coherency protocols.
机译:近年来,多核微处理器的推出使得在体系结构研究社区中必须使用周期精确的全系统仿真器。我们介绍了MPTLsim-一种满足此需求的X86 ISA的多核模拟器。 MPTLsim是一种基于X86-64 ISA的用于多核设计的精确,精确,周期精确的全系统模拟器。 MPTLsim扩展了公共可用的单核模拟器PTLsim,具有许多附加功能以支持一个核和多个核中的超线程,并具有用于缓存,片上互连和存储器数据流的详细模型。 MPTLsim包含用于高速缓存控制器,互连的详细仿真模型,并具有许多高速缓存一致性协议的内置实现。

著录项

  • 来源
    《Computer architecture news》 |2009年第2期|2-9|共8页
  • 作者单位

    Department of Computer Science State University of New York, Binghamton, NY 13 902-6000;

    Department of Computer Science State University of New York, Binghamton, NY 13 902-6000;

    Department of Computer Science State University of New York, Binghamton, NY 13 902-6000;

    Department of Computer Science State University of New York, Binghamton, NY 13 902-6000;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号