• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Circuits and Systems >Design and FPGA-Implementation of Minimum PED Based K-Best Algorithm in MIMO Detector
【24h】

Design and FPGA-Implementation of Minimum PED Based K-Best Algorithm in MIMO Detector

机译：基于最小PED的MIMO检测器K-Best算法设计与FPGA实现

获取原文
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Minimum Partial Euclidean Distance (MPED) based K-best algorithm is proposed to detect the best signal for MIMO (Multiple Input Multiple Output) detector. It is based on Breadth-first search method. The proposed algorithm is independent of the number of transmitting/receiving antennas and constellation size. It provides a high throughput and reduced Bit Error Rate (BER) with the performance close to Maximum Likelihood Detection (MLD) method. The main innovations are the nodes that are expanded and visited based on MPED algorithm and it keeps track of finally selecting the best candidates at each cycle. It allows its complexity to scale linearly with the modulation order. Using Quadrature Amplitude Modulation (QAM) the complex domain input signals are modulated and are converted into wavelet packets and these packets are transmitted using Additive White Gaussian Noise (AWGN) channel. Then from the number of received signals the best signal is detected using MPED based K-best algorithm. It provides the exact best node solution with reduced complexity. The pipelined VLSI architecture is the best suited for implementation because the expansion and sorting cores are data driven.?The proposed method is implemented targeting Xilinx Virtex 5 device for a 4?×?4, 64-QAM system and it achieves throughput of 1.1 Gbps. The results of resource utilization are tabulated and compared with the existing algorithms.
机译：提出了基于最小局部欧氏距离（MPED）的K-best算法，以检测MIMO（多输入多输出）检测器的最佳信号。它基于广度优先搜索方法。所提出的算法与发送/接收天线的数量和星座图大小无关。它提供了高吞吐量，并降低了误码率（BER），其性能接近最大似然检测（MLD）方法。主要创新之处是基于MPED算法扩展和访问的节点，它跟踪最终在每个周期选择最佳候选者的轨迹。它允许其复杂度随调制阶数线性缩放。使用正交幅度调制（QAM），可以调制复杂域输入信号并将其转换为小波包，并使用加性高斯白噪声（AWGN）通道传输这些包。然后，使用基于MPED的K-best算法从接收到的信号数中检测出最佳信号。它以降低的复杂性提供了精确的最佳节点解决方案。流水线的VLSI架构最适合实现，因为扩展和排序核心是数据驱动的。所提出的方法针对Xilinx Virtex 5器件在4××4、64-QAM系统上实现，并实现了1.1 Gbps的吞吐量。 。将资源利用的结果制成表格并与现有算法进行比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号