...
首页> 外文期刊>International Journal of Computer Trends and Technology >Design and Analysis of On-Chip Router for Network On Chip
【24h】

Design and Analysis of On-Chip Router for Network On Chip

机译:片上网络片上路由器的设计与分析

获取原文
           

摘要

—Continuous scaling of CMOS technology makes it possible to integrate a large number of heterogeneous devices that need to communicate efficiently on a single chip. For this efficient routers are needed to takes place communication between these devices. This paper gives the design of onchip routers based on optimizing power consumption and chip area. Proposed architecture of onchip router in this paper give the results in which power consumption is reduced and silicon area is also minimize.
机译:- CMOS技术的连续扩展使得可以在单个芯片上集成大量需要有效通信的异构设备。为此,需要高效的路由器在这些设备之间进行通信。本文基于优化功耗和芯片面积给出了片上路由器的设计。本文中提出的片上路由器架构可以降低功耗并减小硅面积。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号