High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

Deepshikha Bharti; K. Anusudha

首页> 外文期刊>International Journal of Engineering Trends and Technology >High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

【24h】

High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

机译：基于截断乘法器和并行加法器的高速FIR滤波器

获取原文

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

High speed Finite Impulse Response filter (FIR) is designed using t he concept of faithfully rounded truncated multiplier and parallel prefix adder.The bit width is also optimized without sacrificing the signal precision. A transposed form of FIR filter i

机译：高速有限脉冲响应滤波器（FIR）是根据忠实舍入的舍位乘法器和并行前缀加法器的概念设计的，位宽也在不牺牲信号精度的情况下得到了优化。 FIR滤波器i的转置形式

著录项

来源
《International Journal of Engineering Trends and Technology》 |2013年第5期|共5页
作者
Deepshikha Bharti; K. Anusudha;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种
中图分类工业技术;
关键词

相似文献

外文文献
中文文献
专利

1. High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder [J] . Deepshikha Bharti, K. Anusudha International Journal of Engineering Trends and Technology . 2013,第number5期

机译：基于截断乘法器和并行加法器的高速FIR滤波器
2. VLSI IMPLEMENTATION OF FIR FILTER USING COMPUTATIONAL SHARING MULTIPLIER BASED ON HIGH SPEED CARRY SELECT ADDER | Science Publications [J] . N. Kasthuri, S. Karunakaran American journal of applied sciences . 2013,第12期

机译：基于高速携带选择器的计算共享乘数实现FIR滤波器的VLSI实现科学出版物
3. VLSI IMPLEMENTATION OF FIR FILTER USING COMPUTATIONAL SHARING MULTIPLIER BASED ON HIGH SPEED CARRY SELECT ADDER | Science Publications [J] . N. Kasthuri, S. Karunakaran American journal of applied sciences . 2013,第12期

机译：基于高速携带选择器的计算共享乘数实现FIR滤波器的VLSI实现科学出版物
4. Design High Speed FIR Filter based on Complex Vedic Multiplier using CBL Adder [C] . Anjali Singh Thakur, Vibha Tiwari International Conference on Recent Innovations in Electrical, Electronics and Communication Engineering . 2018

机译：使用CBL加法器设计基于复杂吠陀乘法器的高速FIR滤波器
5. MINIMAL PARALLEL BINARY ADDERS WITH AND/OR GATES AND A SCHEME FOR A COMPACT PARALLEL MULTIPLIER. [D] . CHENG, BIN. 1982

机译：带和/或门的最小并行二元加法器和紧凑型并行乘法器的方案。
6. High-speed spectral calibration by complex FIR filter in phase-sensitive optical coherence tomography [O] . Sangmin Kim, Patrick D. Raphael, John S. Oghalai, 2016

机译：相敏光学相干层析成像中通过复合FIR滤波器进行的高速光谱校准
7. Survey: Performance Analysis of FIR Filter Design Using Modified Truncation Multiplier with SQRT based Carry Select Adder [O] . U Penchalaiah, Siva Kumar VG 2018

机译：调查：使用SQRT基于SQRT的截断乘法器的FIR滤波器设计性能分析选择加法器

High Speed FIR Filter Based on Truncated Multiplier and Parallel Adder

摘要

著录项

相似文献

相关主题

期刊订阅