首页> 外文期刊>IFAC PapersOnLine >Software Reliability Validation and Verification Using Fault Injection Techniques on a Fault Tolerant Processor
【24h】

Software Reliability Validation and Verification Using Fault Injection Techniques on a Fault Tolerant Processor

机译:在容错处理器上使用故障注入技术进行软件可靠性验证和验证

获取原文
           

摘要

Due to the continuously increasing complexities of embedded electronic systems, there is a clear need for more sophisticated methods of testing and evaluating the performances and reliabilities of the embedded software. One such method is to simulate potentially dangerous events, while monitoring the system's response and stability. This paper presents a software simulation tool, which will be used for evaluating the mission critical software of the TRISAT mission. The software simulation tool simulates, on a per-cycle basis, the fault tolerant processor and its peripherals while also simulating the effects of the space environment on the simulated hardware. Using the simulation software, a dependability analysis was performed regarding the use of Error Correction and Detection Codes on the processor data memory as well as the rate of memory scrubbing, using two benchmark algorithms: matrix multiplication and quick sort.
机译:由于嵌入式电子系统的复杂性不断提高,因此显然需要更复杂的方法来测试和评估嵌入式软件的性能和可靠性。一种这样的方法是模拟潜在的危险事件,同时监视系统的响应和稳定性。本文介绍了一种软件仿真工具,该工具将用于评估TRISAT任务的关键任务软件。该软件仿真工具在每个周期的基础上仿真容错处理器及其外围设备,同时还仿真空间环境对仿真硬件的影响。使用仿真软件,使用两个基准算法:矩阵乘法和快速排序,对处理器数据存储器上使用纠错码和检测码以及存储器清理速率进行了可靠性分析。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号